### TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

DEF

(TIM99630, TIM99631)

Detects and Corrects Single-Bit Errors

Detects and Flags Dual-Bit Errors

Fast Processing Times:

Generates Check Word in Write Cycle:

45 ns Typical

Flags Errors in 27 ns Typical Read Cycle:

- Power Dissipation 600 mW Typical
- Choice of Output Configurations:

'LS630 . . . 3-State

'LS631 . . . Open-Collector

#### **m**cription

The 'LS630 and 'LS631 devices are 16-bit parallel error detection and correction circuits (EDACs) in 28-pin, 600-mil packages. They use a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

27 SEF D80 26 S1 3 D81 CONTROL 25 4 DB2 DB3 24 CBO 23 CB1 **DB4** 22 CB2 OB5 CHECK DATA BITS BITS CB3 21 DB6 8 20 CB4 9 DB7 CB5 D88 10 19 18 089 11 **DB15** 17 DB14 DB10 12 DATA BITS 16 **DB13** 13 DB11 15 **DB12** GND

SN54LS' . . . J PACKAGE SN74LS' . . . N PACKAGE

(TOP VIEW)

28 VCC

Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.


#### CONTROL FUNCTION TABLE

Memory	Car	ntrol	<del></del>			Error Flags		
Cycle S1 S0		EDAC Function	Data 1/O	Check Word I/O	SEF	DEF		
WRITE			Generate Check Word	Input Data	Output Check Word	L	L	
READ		Н	Read Data & Check Word	Input Data	Input Check Word	L	<u> </u>	
READ	Н	н	Latch & Flag Errors	Latch Data	Letch Check Word	Ens	Enabled	
READ	н	L	Correct Data Word & Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Enabled		

Copyright © 1980 by Texas Instruments Incorporated

# TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

#### functional block diagram



ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	Rage			
16-Bit Date	6-Bit Checkword	SEF	DEF	Data Correction		
0	0	L	L	Not Applicable		
1	0	н	L	Correction		
0	1	н	L	Correction		
1	1	н	н	Interrupt		
2	0	н	н	Interrupt		
0	2	н	н	Interrupt		

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual error occur.

#### error detection and correction details

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.

#### 16-BIT PAL

	CHECKWORL
	BIT
	CBO
	CB1
	CB2
i	CB3
	CB4
	CB5

The six check bits a

Error detection is accompliparity generators/checkers, error has occurred and both and CB1, is inverted to ensur

If the parity of one or more be set high. Any single error Any single error in the 6-bit be set high while the dual err

Any two-bit error will chang parity tree can only identify

Three or more simultaneous rectable error has occurred an

Error correction is accomplianchieved by comparing the 1 (check word error) or three (-

As the corrected word is ma error code. This syndrome co

1	
į	ERROR LO
	DB0
Į	DB1
ĺ	D82
١	DB3
1	DB4
ı	D85
Į	D <b>86</b>
۱	D87
ļ	D88
ľ	DB9
Į	DB10
ĺ	DB11
Į	D812
ı	DB13 DB14
ı	DB14 DB15
i	CBO
l	CB1
ĺ	CB2
l	CB3
Į	CB4
l	CB5
	NO ERROR
_	

## TYPES SN54LS630,SN54LS631,SN74LS630,SN74LS631 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

CHECKWORD	L			_			16-	BIT	DATA	WO	RD		_			
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	-14	
CB0	×	×		×	×					×		<u></u>	-12		14	15
CB1	×		×	×		×	×		×	^	×	×		×		
CB2		×	×		×	×		×	_	×		^			×	
CB3	×	×	×				×	×		^			×			×
CB4				×	x	×					×	×	×			•
CB5				~	•		×	×						×	×	×
									×	×	×	x	×	×	×	

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit check word. Any single error in the 6-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.

As the corrected word is made available on the data word I/O port, the check word I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

	ERRO	RSYNDRO	ME TABLE	E						
EDDOD L DOLD IN		SYNDROME ERROR CODE								
ERROR LOCATION	CBO	CB1	CB2	CB3	C84	CB5				
DB0		L	Н		Н	ш	=			
The state of the control of the cont	e asea to la	entiry the	bad mem	ory chip.						
DB3	''		Ĺ	L	н	н				
DB3		L	н	н	L	н				
1	L	н	L	н	L	н				
D85	Н	Ł	L	н	Ē	H				
D86	н	L	н	L	ī	H				
DB7	Н	н	L	ī	ī	H				
DB8	l L	L	Ĥ.	H	H					
DB9	l L	н	i i	H	H	· ·				
DB10	1 L	н	H		H	Ŀ				
DB11	н	ï	H			L.	ļ			
DB12	Н	H	- ;	-	H	L	ı			
DB13	1 1	. н	н		н	L	ı			
DB14	l H			н	L	L	ı			
DB15	l ii	H	H	н	L	L	I			
СВО	1 7	H		H	L	L	I			
CB1	H		Н	Н	н	н	ı			
CB2	H	L	н	н	н	н	ı			
CB3		Н	Ľ	н	н	н	ı			
CB4	H	н	н	L	н	H	l			
CB5	н	н	н	н	L	н	l			
	н	н	н	н	н	L	ĺ			
NO ERROR	Н	н	н	н	н	H	l			

ws on both flag e single check bit will ask for deta where dual error

irs using the data ual data

TEXAS INSTRUMENTS

INCORPORATED POST OFFICE BOX 225012 . DALLAS, TEXAS 75265 7-467